Reconfigurable Architecture (7) osana@eee.u-ryukyu.ac.jp

Today's contents

- Previously in this class:

 - IP-based design: IP cores in RTL design
- * Today: RTL in IP-based design
 - Designing processor-based systems *

* HDL design: Combinational, Sequential + Testbench + Simulation / Implement

Processor-based systems

- * Has a microprocessor as the "core" of system
 - * Softcore processor is an IP core of FPGA
 - Configurable along users' requirement
 - Some FPGAs have hardcore processor (ARM or PowerPC)
 - * Other IP cores and RTL modules are the peripherals



Xilinx MicroBlaze Processor

- * Highly customizable, 32-bit RISC microprocessor
 - * Area Optimized ← → Performance Optimized + many options:
 - * Floating point units, Integer multiplier, etc.
 - Instruction / Data caches for external DDR memory usages
 - Exceptions and MMU (memory management unit) for Linux and other OS
 - * Various AXI peripherals







Hands-on: "Hello World" from FPGA

- Using Xilinx's MicroBlaze processor
 - With FPGA's internal BlockRAM as the main memory
 - Xilinx's UART-Lite core as the console device



Setting up

Create a Vivado RTL project

- Device: xc7a325tcsg-1
- * "Create Block Design" → "design I"
 - Empty block diagram is open *

This design is empty. Press the 🕂 button to add IP.





Add processor core

- * "+" to add IP core
- Find "MicroBlaze"
- Run block automation
 - Change Local memory size and clock connection

Diagram





Reset settings

- * "Connection automation" then set reset polarity
 - * And you're done for base system with CPU and BRAM







See inside RAM

- * Expand the local memory
 - * (LMB + BRAM controller) x2
 - ILMB (Instruction LMB)
 - DLMB (Data LMB)
 - Share the same dual-port BRAM







Add UART

* Add "AXI Uartlite" core

- Connect by automation
- * Check the uartlite_0 core



Validate the design

Let Vivado check design integrity

Diagram



Your system is ready!



See the address space

- ★ Window → Address Editor
 - * Address map is displayed
 - * RAM at 0x0000_0000
 - * UART at 0x4060_0000
 - Don't modify for now

	W	/indov	v Laj	vout	<u>V</u> iew	<u>H</u> elp	Q	Qui				
	æ	Σ	Projec	t Su <u>m</u> i	mary							
			<u>S</u> ource	es								
		÷	IP <u>C</u> ata	alog								
			De <u>s</u> igr	ı								
			Signal	s								
			Read	-								
			Doard									
			<u>P</u> latfor	m Inte	erfaces							
		Я	Dia <u>q</u> ra	m		F4						
			A <u>d</u> dres	ss Edit	tor							
Diagram × Address Editor ×												
Q												
Cell				Slave	e Interface	e Bas	e Name	Offset	t Address	Range		
🖉 🁎 microblaze_0												
 Data (32 address bits : 4G) 												
microblaze_0_local_memory/dli	mb_	bram_	if_cntlr	SLMB		Men	n	0x000	0000_00	64K	Ŧ	
🚥 axi_uartlite_0				S_AXI		Reg		0x406	60_0000	64K	Ŧ	
 Instruction (32 address bits : 4G) 												
microblaze_0_local_memory/iln	nb_b	oram_i	f_cntlr	SLMB		Mer	n	0x000	0000_000	64K	Ŧ	



Implementing the system

- * 2 problems to make the system work
 - No top-level module yet
 - * No constraint file yet
- Prepare them and just generate bitstream

Generate top module

- Right-click on "design_l" and create HDL wrapper
 - Wrapper module for block
 design is generated
 - This will be the top module for today (or, may be your submodule)



Set the constraints

set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports Clk] create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports Clk]

Reset on Button C set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS33 } [get_ports reset_rtl_0] set_property -dict { PACKAGE_PIN C4 IOSTANDARD LVCMOS33 } [get_ports uart_rtl_0_rxd] set_property -dict { PACKAGE_PIN D4 IOSTANDARD LVCMOS33 } [get_ports uart_rtl_0_txd]

See the wrapper module

```
module design 1 wrapper
   (Clk,
    reset rtl 0,
    uart rtl O rxd,
    uart rtl O txd);
  input Clk;
  input reset rtl 0;
 input uart_rtl_0_rxd;
 output uart rtl 0 txd;
```





Get ready for SDK (Software Development Kit)

- * File \rightarrow Export \rightarrow Export Hardware
 - * "Include bitstream" is required
 - Address map + bitstream is handed to SDK
- * Then, File \rightarrow Launch SDK to launch SDK



Hardware definitions in SDK

- HDF (hardware definitions) is automatically loaded
 - Updated by "Export hardware" in Vivado
 - Update required when bitstream or the CPU's address map had changed

🛅 system.hdf 🖾

design_1_wrapper_hw_platform_0 Hardware Platform Specification

iew Menu

Design Information

Target FPGA Device: 7a100t Part: xc7a100tcsg324-1 Created With: Vivado 2018.2 Created On: Tue Nov 13 09:13:26 2018

Address Map for processor microblaze_0

Cell	Base Addr	High Addr	Slave I/f	Mem/Reg
axi_uartlite_0	0×40600000	0×4060ffff	S_AXI	REGISTER
microblaze_0_local_memory_d	0×00000000	0×0000ffff	SLMB	MEMORY





Create Application Project

- * File \rightarrow New \rightarrow **Application Project**
 - * Name project
 - Choose template "Hello World"

Application Project Create a managed make application project.	Templates Create one of the available templates to generate a fully-functioning application project.
Project name hello Project name hello Use default location Location: /home/osana/work/reconf-class/mblaze/mblaze.sdk/hello Choose file system: default OS Platform: standalone Target Hardware Hardware Platform: design_1_wrapper_hw_platform_0 Processor: microblaze_0 Target Software Language: OCOC++ Compiler: 32-bit Hypervisor Guest: N/A Board Support Package: Ocreate New hello_bsp Ouse existing	Available Templates: Available Templates: Dhystone Empty Application Hello World MP Echo Server WiP TCP Perf Client WiP TCP Perf Server WiP UDP Perf Server Memory Tests Peripheral Tests SREC Bootloader SREC SPI Bootloader
Image: Second state Mext > Cancel Finish	Image: Section of the section of t





Application + BSP generated

- * Application Project: hello
 - * "helloworld.c" is the application code
 - * "platform.*" is hardware support code (don't modify)
- * Board Support Package: hello bsp
 - Minimum libraries as device drivers *



Open serial console

- Communicate with UART on FPGA
- * SDK terminal \rightarrow +
 - Choose serial device (COMx) *
 - Baud rate is 9600 (settings in block design \rightarrow UARTLite core)



Program FPGA

- ★ Xilinx → Program FPGA
 - Change "ELF/MEM file" from
 "bootloop" to "hello.elf"
 - * Then click "Program" to launch
 - FPGA is programmed with the bitstream + hello.elf
 - * Check SDK terminal

Program FPGA

Specify the bitstream and the ELF files that reside in BRAM memory

Hardware Configurat	tion						
Hardware Platform:	design_1_wrapper_hw_platform_0 ~						
Connection:	Local		~	New			
Device:	Auto Detect			Select			
Bitstream:	design_1_wrapper.bit			Search	Browse		
Partial Bitstream							
BMM/MMI File:	design_1_wrapper.mmi			Search	Browse		
Software Configurati	on						
Processor		ELF/MEM File to Initialize in Block RAM					
microblaze_0		bootloop					

hello.elf (found in dropdown menu)



Modify program and check size

- * Modify program, Ctrl+B to build
 - * SDK terminal can send text
 - Multiple "Hello world" appears
- Check the code size
 - * 24,560 bytes used in 64kB RAM

```
src/helloworld.c:
```

```
while(1){
    print("Hello World¥n¥r");
    getchar();
}
```

Debug/hello.elf.size:

text data bss dec hex filename 20076 1308 3176 24560 5ff0 hello.elf



Code size in embedded programming

- * Code + variable size must not exceed the memory size (64kB for this time)
 - * Standard library functions (such as printf() and scanf()) is usually too large
- See Xilinx Standalone Library Documentation: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/oslib_rm.pdf
 - * Document is very long, but first "Xilinx Standard C libraries" is sufficient
 - * printf() is larger than 64kB!
 - Instead, print(), printnum() and xil_printf() is provided



Next week:

* Integrating HDL peripherals with MicroBlaze processor

* + more AXI peripherals

